( en | de | ru )

 

Disambiguation of "Rasch, Malte J."

Author of the publication

copydeleteadd this publication to your clipboard
Training Large-Scale Spiking Neural Networks on Multi-core Neuromorphic System Using Backpropagation.

, , , , , , , , and . ICONIP (3), volume 11955 of Lecture Notes in Computer Science, page 185-194. Springer, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jürgen J Rasch

Jürgen J Rasch

Jürgen J Rasch

Malte J Deventer

Armin Malter

 

Other publications of authors with the same name

Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators., , , , , , , , , and 3 other author(s). CoRR, (2023)Towards Exact Gradient-based Training on Analog In-memory Computing., , , and . CoRR, (2024)Improving the Accuracy of Analog-Based In-Memory Computing Accelerators Post-Training., , , , , , and . ISCAS, page 1-5. IEEE, (2024)Toward Software-Equivalent Accuracy on Transformer-Based Deep Neural Networks With Analog Memory Devices., , , , , , , , , and 1 other author(s). Frontiers Comput. Neurosci., (2021)Training Large-Scale Spiking Neural Networks on Multi-core Neuromorphic System Using Backpropagation., , , , , , , , and . ICONIP (3), volume 11955 of Lecture Notes in Computer Science, page 185-194. Springer, (2019)AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing., , , , , , , , , and 2 other author(s). EDGE, page 233-244. IEEE, (2023)Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited)., , , , , , , , , and 13 other author(s). ISCAS, page 1-5. IEEE, (2023)Impact of Phase-Change Memory Drift on Energy Efficiency and Accuracy of Analog Compute-in-Memory Deep Learning Inference (Invited)., , , , , , , , , and 11 other author(s). IRPS, page 1-10. IEEE, (2023)Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers., , , , , , , , , and 6 other author(s). ISCAS, page 3319-3323. IEEE, (2022)A Kernel Two-sample Test, , , , and . J. Mach. Learn. Res., 13 (1): 723--773 (March 2012)