Author of the publication

Performance Analysis of Spiking RBM with Measurement-Based Phase Change Memory Model.

, , , , , , , , , and . ICONIP (5), volume 1143 of Communications in Computer and Information Science, page 591-599. Springer, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Pattern Training, Inference, and Regeneration Demonstration Using On-Chip Trainable Neuromorphic Chips for Spiking Restricted Boltzmann Machine., , , , , , , , , and 3 other author(s). Adv. Intell. Syst., (2022)AI hardware acceleration with analog memory: Microarchitectures for low energy at high speed., , , , , , , , , and . IBM J. Res. Dev., 63 (6): 8:1-8:14 (2019)A 220-mm2, four- and eight-bank, 256-Mb SDRAM with single-sided stitched WL architecture., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 33 (11): 1711-1719 (1998)Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers., , , , , , , , , and 6 other author(s). ISCAS, page 3319-3323. IEEE, (2022)Circuit Techniques for Efficient Acceleration of Deep Neural Network Inference with Analog-AI (Invited)., , , , , , , , , and 2 other author(s). ISCAS, page 1-5. IEEE, (2021)Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited)., , , , , , , , , and 13 other author(s). ISCAS, page 1-5. IEEE, (2023)Neuromorphic devices and architectures for next-generation cognitive computing., , , , , , and . ISCAS, page 1-4. IEEE, (2017)Training Large-Scale Spiking Neural Networks on Multi-core Neuromorphic System Using Backpropagation., , , , , , , , and . ICONIP (3), volume 11955 of Lecture Notes in Computer Science, page 185-194. Springer, (2019)Performance Analysis of Spiking RBM with Measurement-Based Phase Change Memory Model., , , , , , , , , and . ICONIP (5), volume 1143 of Communications in Computer and Information Science, page 591-599. Springer, (2019)Phase Change Memory-based Hardware Accelerators for Deep Neural Networks (invited)., , , , , , , , , and 15 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)