( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
11.4 IBM NorthPole: An Architecture for Neural Network Inference with a 12nm Chip.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , и . ISSCC, стр. 214-215. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Carlos Ortega Grau

Lourdes Otero León

Concepción Otero Moreno

Alfonso Ortega

Alcides Ortega

 

Другие публикации лиц с тем же именем

IBM NorthPole Neural Inference Machine., , , , , , , , , и 22 other автор(ы). HCS, стр. 1-58. IEEE, (2023)Traducing Software Voice-Pattern-Detection Applications into Hardware Systems., , , и . CONIELECOMP, стр. 195-200. IEEE Computer Society, (2005)11.4 IBM NorthPole: An Architecture for Neural Network Inference with a 12nm Chip., , , , , , , , , и 22 other автор(ы). ISSCC, стр. 214-215. IEEE, (2024)Variability in 3-D integrated circuits., , , , и . CICC, стр. 659-662. IEEE, (2008)A split-foundry asynchronous FPGA., , , , и . CICC, стр. 1-4. IEEE, (2013)ULSNAP: An ultra-low power event-driven microcontroller for sensor network nodes., , , , и . ISQED, стр. 667-674. IEEE, (2014)Static Power Reduction Techniques for Asynchronous Circuits., , и . ASYNC, стр. 52-61. IEEE Computer Society, (2010)Timing Driven Placement for Quasi Delay-Insensitive Circuits., , , и . ASYNC, стр. 45-52. IEEE Computer Society, (2015)cellTK: Automated Layout for Asynchronous Circuits with Nonstandard Cells., , и . ASYNC, стр. 58-66. IEEE Computer Society, (2013)Automatic obfuscated cell layout for trusted split-foundry design., , , , и . HOST, стр. 56-61. IEEE Computer Society, (2015)