( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
H2Learn: High-Efficiency Learning Accelerator for High-Accuracy Spiking Neural Networks.

, , , , , , , , и . CoRR, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shiwei Tu

Nguyen Tu

Changfeng Tu

Wei Tu

Chunling Tu

 

Другие публикации лиц с тем же именем

RNA: a reconfigurable architecture for hardware neural acceleration., , , , и . DATE, стр. 695-700. ACM, (2015)STC: Significance-aware Transform-based Codec Framework for External Memory Access Reduction., , , , , , и . DAC, стр. 1-6. IEEE, (2020)MoNA: Mobile Neural Architecture with Reconfigurable Parallel Dimensions., , , , и . NEWCAS, стр. 1-4. IEEE, (2019)A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications., , , , , , , , , и . IEEE J. Solid State Circuits, 53 (4): 968-982 (2018)Towards Efficient Compact Network Training on Edge-Devices., , , и . ISVLSI, стр. 61-67. IEEE, (2019)SDP: Co-Designing Algorithm, Dataflow, and Architecture for In-SRAM Sparse NN Acceleration., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 109-121 (2023)ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration., , , , , , , , , и . IEEE J. Solid State Circuits, 58 (1): 243-255 (2023)INSPIRE: in-storage private information retrieval via protocol and architecture co-design., , , , , , , , и . ISCA, стр. 102-115. ACM, (2022)ADROIT: An Adaptive Dynamic Refresh Optimization Framework for DRAM Energy Saving In DNN Training., , , , , , и . DAC, стр. 751-756. IEEE, (2021)Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane., , , , , , , , , и 2 other автор(ы). MICRO, стр. 1395-1408. ACM, (2023)