Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

RNA: a reconfigurable architecture for hardware neural acceleration.

F. Tu, S. Yin, P. Ouyang, L. Liu, and S. Wei. DATE, page 695-700. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shouyi Zhang

Lu Yin

Renfu Yin

Li Yin

Other publications of authors with the same name

Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.Z. Li, L. Liu, Y. Deng, S. Yin, Y. Wang, and S. Wei. ISCA, page 575-586. ACM, (2017)A 2.69 Mbps/mW 1.09 Mbps/kGE Conjugate Gradient-based MMSE Detector for 64-QAM 128×8 Massive MIMO Systems.G. Peng, L. Liu, Q. Wei, Y. Wang, S. Yin, and S. Wei. A-SSCC, page 191-194. IEEE, (2018)Memory fartitioning-based modulo scheduling for high-level synthesis.T. Lu, S. Yin, X. Yao, Z. Xie, L. Liu, and S. Wei. ISCAS, page 1-4. IEEE, (2017)AEPE: An area and power efficient RRAM crossbar-based accelerator for deep CNNs.S. Tang, S. Yin, S. Zheng, P. Ouyang, F. Tu, L. Yao, J. Wu, W. Cheng, L. Liu, and S. Wei. NVMSA, page 1-6. IEEE, (2017)Energy-aware loops mapping on multi-vdd CGRAs without performance degradation.J. Gu, S. Yin, L. Liu, and S. Wei. ASP-DAC, page 312-317. IEEE, (2017)Efficient Hardware Architecture of Softmax Layer in Deep Neural Network.R. Hu, B. Tian, S. Yin, and S. Wei. DSP, page 1-5. IEEE, (2018)A Reconfigurable Branch Predictor for Spatial Computing Architectures.Y. Lu, L. Liu, J. Liu, S. Yin, and S. Wei. ICDSP, page 295-299. ACM, (2020)GraphABCD: Scaling Out Graph Analytics with Asynchronous Block Coordinate Descent.Y. Yang, Z. Li, Y. Deng, Z. Liu, S. Yin, S. Wei, and L. Liu. ISCA, page 419-432. IEEE, (2020)Mixed-granularity parallel coarse-grained reconfigurable architecture.J. Deng, L. Zhang, L. Wang, J. Liu, K. Deng, S. Tang, J. Gu, B. Han, F. Xu, L. Liu and 2 other author(s). DAC, page 343-348. ACM, (2022)MC-CIM: a reconfigurable computation-in-memory for efficient stereo matching cost computation.Z. Yue, Y. Wang, L. Liu, S. Wei, and S. Yin. DAC, page 457-462. ACM, (2022)

BibSonomy

Disambiguation of "Yin, Shouyi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

RNA: a reconfigurable architecture for hardware neural acceleration.

Please choose a person to relate this publication to

Shouyi Zhang

Shouyi Zhang

Lu Yin

Renfu Yin

Li Yin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yin, Shouyi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML RNA: a reconfigurable architecture for hardware neural acceleration.

Please choose a person to relate this publication to

Shouyi Zhang

Shouyi Zhang

Lu Yin

Renfu Yin

Li Yin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

RNA: a reconfigurable architecture for hardware neural acceleration.