( en | de | ru )

 

Disambiguation of "Yasin, Farrukh"

Author of the publication

copydeleteadd this publication to your clipboard
Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications.

, , , , , , , , , , , and . DAC, page 13. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yasin Mohammed Yasin

Omar Farrukh

Yasin Elshorbany

Investigation of the Tropospheric Oxidation Capacity and Ozone Photochemical Formation in the City of Santiago de Chile -Field Measurements and Modelling Study-. Uni Wuppertal, (2009)

Hussien Jemal Yasin

Yasin Mahdi

 

Other publications of authors with the same name

Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications., , , , , , , , , and 2 other author(s). DAC, page 13. ACM, (2019)Extended RVS characterisation of STT-MRAM devices: Enabling detection of AP/P switching and breakdown., , , , , , , , , and 1 other author(s). IRPS, page 5-1. IEEE, (2018)Extremely Scaled Perpendicular SOT-MRAM Array Integration on 300mm Wafer., , , , , , , , , and 2 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2024)Manufacturable 300mm platform solution for Field-Free Switching SOT-MRAM., , , , , , , , , and 7 other author(s). VLSI Circuits, page 194-. IEEE, (2019)SOT-MRAM 300mm integration for low power and ultrafast embedded memories., , , , , , , , , and 9 other author(s). CoRR, (2018)Pinhole Defect Characterization and Fault Modeling for STT-MRAM Testing., , , , , , , , and . ETS, page 1-6. IEEE, (2019)Edge-induced reliability & performance degradation in STT-MRAM: an etch engineering solution., , , , , , , , , and 3 other author(s). IRPS, page 1-5. IEEE, (2021)STT-MRAM array performance improvement through optimization of Ion Beam Etch and MTJ for Last-Level Cache application., , , , , , , , , and 6 other author(s). IMW, page 1-4. IEEE, (2021)Spin-orbit torque MRAM for ultrafast cache and neuromorphic computing applications., , , , , , , , and . IMW, page 1-4. IEEE, (2023)A novel test and analysis scheme to elucidate tail bit characteristics in STT-MRAM arrays., , , , , , and . IMW, page 1-4. IEEE, (2024)