( en | de | ru )

 

Disambiguation of "Lee, Soo-Min"

Author of the publication

copydeleteadd this publication to your clipboard
23.6 A 0.6V 4.266Gb/s/pin LPDDR4X interface with auto-DQS cleaning and write-VWM training for memory controller.

, , , , , , , , , , , , , , , , and . ISSCC, page 398-399. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Min Lee

Min-Soo Park

Min Soo Park

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensors. HU Berlin, (2009)

Kil-Soo Lee

 

Other publications of authors with the same name

A 27% reduction in transceiver power for single-ended point-to-point DRAM interface with the termination resistance of 4×Z0 at both TX and RX., , , , , , and . ISSCC, page 308-309. IEEE, (2013)Genome sequence of the hot pepper provides insights into the evolution of pungency in Capsicum species, , , , , , , , , and 61 other author(s). Nat. Genet., (2014)A slew-rate controlled transmitter to compensate for the crosstalk-induced jitter of coupled microstrip lines., , , and . CICC, page 1-4. IEEE, (2010)An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay Compensation Scheme., , , , , , , , , and 8 other author(s). VLSI Circuits, page 96-. IEEE, (2019)A quantitative approach to estimate a website security risk using whitelist., , , and . Secur. Commun. Networks, 5 (10): 1181-1192 (2012)A 40 mV-Differential-Channel-Swing Transceiver Using a RX Current-Integrating TIA and a TX Pre-Emphasis Equalizer With a CML Driver at 9 Gb/s., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (1): 122-133 (2016)A 64Gb/s Downlink and 32Gb/s Uplink NRZ Wireline Transceiver with Supply Regulation, Background Clock Correction and EOM-based Channel Adaptation for Mid-Reach Cellular Mobile Interface in 8nm FinFET., , , , , , , , , and 10 other author(s). ESSCIRC, page 509-512. IEEE, (2022)A 4nm 16Gb/s/pin Single-Ended PAM4 Parallel Transceiver with Switching-Jitter Compensation and Transmitter Optimization., , , , , , , , , and 2 other author(s). ISSCC, page 404-405. IEEE, (2023)23.6 A 0.6V 4.266Gb/s/pin LPDDR4X interface with auto-DQS cleaning and write-VWM training for memory controller., , , , , , , , , and 7 other author(s). ISSCC, page 398-399. IEEE, (2017)Method for Evaluating the Security Risk of a Website Against Phishing Attacks., , , , , and . ISI Workshops, volume 5075 of Lecture Notes in Computer Science, page 21-31. Springer, (2008)