( en | de | ru )

 

Disambiguation of "Hashizume, Masaki"

Author of the publication

copydeleteadd this publication to your clipboard
New Class of Tests for Open Faults with Considering Adjacent Lines.

, , , , , , and . Asian Test Symposium, page 301-306. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Keiko Hashizume

Masaki Nakajima

 

Other publications of authors with the same name

On Detecting Delay Faults Using Time-to-Digital Converter Embedded in Boundary Scan., , , and . IEICE Trans. Inf. Syst., 96-D (9): 1986-1993 (2013)Identification and Frequency Estimation of Feedback Bridging Faults Generating Logical Oscillation in CMOS Circuits., , and . IEICE Trans. Inf. Syst., 87-D (3): 571-579 (2004)A built-in test circuit for open defects at interconnects between dies in 3D ICs., , , , and . 3DIC, page 1-5. IEEE, (2011)Current Testable Design of Resistor String DACs., , , , and . ATS, page 399-403. IEEE, (2007)Efficient test length reduction techniques for interposer-based 2.5D ICs., , , , and . VLSI-DAT, page 1-4. IEEE, (2014)Fault Detection of Combinational Circuits Based on Supply Current., , , and . ITC, page 374-380. IEEE Computer Society, (1988)Identification of Feedback Bridging Faults with Oscillation., , and . Asian Test Symposium, page 25-. IEEE Computer Society, (1999)Practical Fault Coverage of Supply Current Tests for Bipolar ICs., , , and . DELTA, page 189-194. IEEE Computer Society, (2004)On Configuring Scan Trees to Reduce Scan Shifts based on a Circuit Structure., , , , and . DELTA, page 269-274. IEEE Computer Society, (2004)Test Time Reduction for I DDQ Testing by Arranging Test Vectors., , and . Asian Test Symposium, page 423-428. IEEE Computer Society, (2002)