( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Using Logic Models To Predict The Detection Behavior Of Statistical Timing Defects.

, , , , , , и . ITC, стр. 1041-1050. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Tarek Magdy

Magdy Mahdy

Magdy Shallan

Magdy Kaml

Magdy Imam

 

Другие публикации лиц с тем же именем

Efficient Algorithmic Circuit Verification Using Indexed BDDs., , , , и . FTCS, стр. 266-275. IEEE Computer Society, (1994)Design rewiring based on diagnosis techniques., , и . ASP-DAC, стр. 479-484. ACM, (2001)Design Optimization Based on Diagnosis Techniques., , и . LATW, стр. 244-249. IEEE, (2000)ATPG Driven Logic Synthesis for Delay and Power Minimization., , и . LATW, стр. 96-99. IEEE, (2001)A quick and inexpensive method to identify false critical paths using ATPG techniques: an experiment with a PowerPCTM microprocessor., , и . CICC, стр. 71-74. IEEE, (2000)Guest Editors' Introduction: Emerging Challenges and Solutions in SoC Verification., , , и . IEEE Des. Test, 34 (5): 5-6 (2017)Verification and Validation of Complex Digital Systems: An Industrial Perspective., и . ISQED, стр. 11-12. IEEE Computer Society, (2001)Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability., , , , и . ISQED, стр. 470-475. IEEE Computer Society, (2008)A New Validation Methodology Combining Test and Formal Verification for PowerPCTM Microprocessor Arrays., и . ITC, стр. 954-963. IEEE Computer Society, (1997)Establishing latch correspondence for embedded circuits of PowerPC microprocessors., , , , и . HLDVT, стр. 37-44. IEEE Computer Society, (2005)