( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Circuit optimization techniques to mitigate the effects of soft errors in combinational logic.

, , , и . ACM Trans. Design Autom. Electr. Syst., 15 (1): 5:1-5:27 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Bharathi Vasudeva Rao

Yadlapalli Venkateswara Rao

Balakrishna Rao

Sonti Venkata Suryanarayana Rao

Nidamboor Vasanth Rao

 

Другие публикации лиц с тем же именем

Soft error reduction in combinational logic using gate resizing and flipflop selection., , и . ICCAD, стр. 502-509. ACM, (2006)Circuit optimization techniques to mitigate the effects of soft errors in combinational logic., , , и . ACM Trans. Design Autom. Electr. Syst., 15 (1): 5:1-5:27 (2009)Statistical estimation of leakage current considering inter- and intra-die process variation., , , и . ISLPED, стр. 84-89. ACM, (2003)Modeling and Analysis of Parametric Yield under Power and Performance Constraints., , , и . IEEE Des. Test Comput., 22 (4): 376-385 (2005)Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation., , , , , , , , , и 1 other автор(ы). MICRO, стр. 7-18. IEEE Computer Society, (2003)Logic SER Reduction through Flipflop Redesign., , , и . ISQED, стр. 611-616. IEEE Computer Society, (2006)Leakage-and crosstalk-aware bus encoding for total power reduction., , , и . DAC, стр. 779-782. ACM, (2004)Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (3): 468-479 (2007)An efficient static algorithm for computing the soft error rates of combinational circuits., , , и . DATE, стр. 164-169. European Design and Automation Association, Leuven, Belgium, (2006)An efficient surface-based low-power buffer insertion algorithm., , , , и . ISPD, стр. 86-93. ACM, (2005)