Author of the publication

Amber: A 16-nm System-on-Chip With a Coarse- Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra.

, , , , , , , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 59 (3): 947-959 (March 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Synthesizing Instruction Selection Rewrite Rules from RTL using SMT., , , , , , , and . FMCAD, page 139-150. IEEE, (2022)APEX: A Framework for Automated Processing Element Design Space Exploration using Frequent Subgraph Analysis., , , , , , , , and . ASPLOS (3), page 33-45. ACM, (2023)Amber: A 16-nm System-on-Chip With a Coarse- Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 59 (3): 947-959 (March 2024)Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 13 other author(s). VLSI Technology and Circuits, page 70-71. IEEE, (2022)A Comparative Study of Local Net Modeling Using Machine Learning., , and . ACM Great Lakes Symposium on VLSI, page 273-278. ACM, (2018)Amber: Coarse-Grained Reconfigurable Array-Based SoC for Dense Linear Algebra Acceleration., , , , , , , , , and 13 other author(s). HCS, page 1-30. IEEE, (2022)Canal: A Flexible Interconnect Generator for Coarse-Grained Reconfigurable Arrays., , , , , and . IEEE Comput. Archit. Lett., 22 (1): 45-48 (January 2023)SAADI: a scalable accuracy approximate divider for dynamic energy-quality scaling., , , and . ASP-DAC, page 481-486. ACM, (2019)Creating an Agile Hardware Design Flow., , , , , , , , , and 22 other author(s). DAC, page 1-6. IEEE, (2020)