( en | de | ru )

 

Disambiguation of "Serb, Alexander"

Author of the publication

copydeleteadd this publication to your clipboard
An Analogue-Domain, Switch-Capacitor-Based Arithmetic-Logic Unit.

, and . ISCAS, page 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jürgen Serbitzer

Iwan Serbesoff

Susanne Serba

Rares Serban

Harry Serbent

 

Other publications of authors with the same name

Towards a memristor-based spike-sorting platform., , , and . BioCAS, page 408-411. IEEE, (2016)A compact Verilog-A ReRAM switching model., , , , and . CoRR, (2017)A Memristor-based Tuneable Offset Comparator., , , and . NEWCAS, page 1-5. IEEE, (2023)A RRAM-Based Associative Memory Cell., , , and . ISCAS, page 1-5. IEEE, (2021)A tool for emulating neuromorphic architectures with memristive models and devices., , , and . ISCAS, page 1092-1096. IEEE, (2022)A memristor-CMOS hybrid architecture concept for on-line template matching., , and . ISCAS, page 1-4. IEEE, (2017)A Digital In-Analogue Out Logic Gate Based on Metal-Oxide Memristor Devices., , , , , and . ISCAS, page 1-5. IEEE, (2019)Design Flow for Hybrid CMOS/Memristor Systems - Part II: Circuit Schematics and Layout., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 4876-4888 (2021)A PUF Based on the Non-Linearity of Memristors., , , and . CSR, page 558-563. IEEE, (2023)QuickNN: Python Toolbox for Training and Optimizing ANN for Hardware Implementation., , , and . MWSCAS, page 531-535. IEEE, (2023)