Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exact Memory- and Communication-aware Scheduling of DNNs on Pipelined Edge TPUs.

J. Yin, Z. Zhang, and C. Yu. SEC, page 203-215. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhiru Shi

Zhang Zhang

Meng Zhang

Methods and implementations of road-network matchingM. Zhang. TU München, (2009)

Shuying Zhang

Yue Zhang

Other publications of authors with the same name

GraphZoom: A Multi-level Spectral Approach for Accurate and Scalable Graph Embedding.C. Deng, Z. Zhao, Y. Wang, Z. Zhang, and Z. Feng. ICLR, OpenReview.net, (2020)Architecture and Synthesis for Area-Efficient Pipelining of Irregular Loop Nests.G. Liu, M. Tan, S. Dai, R. Zhao, and Z. Zhang. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (11): 1817-1830 (2017)Architecture and synthesis for multi-cycle on-chip communication.J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang. CODES+ISSS, page 77-78. ACM, (2003)A reconfigurable analog substrate for highly efficient maximum flow computation.G. Liu, and Z. Zhang. DAC, page 17:1-17:6. ACM, (2015)An efficient and versatile scheduling algorithm based on SDC formulation.J. Cong, and Z. Zhang. DAC, page 433-438. ACM, (2006)Understanding Hyperdimensional Computing for Parallel Single-Pass Learning.T. Yu, Y. Zhang, Z. Zhang, and C. Sa. NeurIPS, (2022)LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure.E. Ustun, S. Xiang, J. Gui, C. Yu, and Z. Zhang. FCCM, page 74-77. IEEE, (2019)Mapping-Aware Constrained Scheduling for LUT-Based FPGAs.M. Tan, S. Dai, U. Gupta, and Z. Zhang. FPGA, page 190-199. ACM, (2015)Application-specific instruction generation for configurable processor architectures.J. Cong, Y. Fan, G. Han, and Z. Zhang. FPGA, page 183-189. ACM, (2004)Special Session: Machine Learning for Embedded System Design.E. Alcorta, A. Gerstlauer, C. Deng, Q. Sun, Z. Zhang, C. Xu, L. Wills, D. Lopera, W. Ecker, S. Garg and 1 other author(s). CODES+ISSS, page 28-37. IEEE, (2023)

BibSonomy

Disambiguation of "Zhang, Zhiru"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exact Memory- and Communication-aware Scheduling of DNNs on Pipelined Edge TPUs.

Please choose a person to relate this publication to

Zhiru Shi

Zhang Zhang

Meng Zhang

Shuying Zhang

Yue Zhang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Zhang, Zhiru"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Exact Memory- and Communication-aware Scheduling of DNNs on Pipelined Edge TPUs.

Please choose a person to relate this publication to

Zhiru Shi

Zhang Zhang

Meng Zhang

Shuying Zhang

Yue Zhang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exact Memory- and Communication-aware Scheduling of DNNs on Pipelined Edge TPUs.