Author of the publication

MNSIM 2.0: A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems.

, , , , , , , , , , , , and . ACM Great Lakes Symposium on VLSI, page 83-88. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (1): 198-211 (2020)A General Logic Synthesis Framework for Memristor-based Logic Design., , , , , , , and . ICCAD, page 1-8. ACM, (2019)Predicting Coronary Heart Disease Using an Improved LightGBM Model: Performance Analysis and Comparison., , , and . IEEE Access, (2023)DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (11): 1981-1993 (2021)MSP-MFCC: Energy-Efficient MFCC Feature Extraction Method With Mixed-Signal Processing Architecture for Wearable Speech Recognition Applications., , , , , , , and . IEEE Access, (2020)A Single-Magnetic Bidirectional Integrated Equalizer Using Multi-Winding Transformer and Voltage Multiplier for Hybrid Energy Storage System., , , , , , , and . IEEE Trans. Veh. Technol., 72 (6): 7318-7327 (June 2023)ProtFe: Low-Cost Secure Power Side-Channel Protection for General and Custom FeFET-Based Memories., , , , , , , , , and 2 other author(s). ACM Trans. Design Autom. Electr. Syst., 29 (1): 3:1-3:18 (January 2024)Mixup Asymmetric Tri-Training for Heartbeat Classification Under Domain Shift., , , , and . IEEE Signal Process. Lett., (2021)A Weight-Reload-Eliminated Compute-in-Memory Accelerator for 60 fps 4K Super-Resolution., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1179-1183 (March 2023)Gibbon: An Efficient Co-Exploration Framework of NN Model and Processing-In-Memory Architecture., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (11): 4075-4089 (November 2023)