( en | de | ru )

 

Disambiguation of "Riener, Heinz"

Author of the publication

copydeleteadd this publication to your clipboard
Logic Optimization of Majority-Inverter Graphs.

, , , , , , and . MBMV, page 1-4. VDE Verlag, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cordian Riener

Robert Riener

Robert Riener

Isabella Riener

Robert Riener

 

Other publications of authors with the same name

Design Understanding: From Logic to Specification*., , , , , and . VLSI-SoC, page 172-175. IEEE, (2018)Evaluating ESOP Optimization Methods in Quantum Compilation Flows., , , , and . RC, volume 11497 of Lecture Notes in Computer Science, page 191-206. Springer, (2019)Formal methods for automated debugging.. University of Bremen, Germany, (2017)Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies., , , and . DATE, page 354-359. IEEE, (2021)Late Breaking Results: Majority-Inverter Graph Minimization by Design Space Exploration., , , and . DAC, page 353:1-353:2. ACM, (2024)Scalable Generic Logic Synthesis: One Approach to Rule Them All., , , , , , and . DAC, page 70. ACM, (2019)Automatic Uniform Quantum State Preparation Using Decision Diagrams., , , and . ISMVL, page 170-175. IEEE, (2020)Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition., , and . DDECS, page 105-110. IEEE, (2021)A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks., , , , and . DATE, page 568-573. IEEE, (2020)Beyond local optimality of buffer and splitter insertion for AQFP circuits., , and . DAC, page 445-450. ACM, (2022)