( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Universal Mechanisms for Data-Parallel Architectures.

, , , и . MICRO, стр. 303-314. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stephen Steffes

Stephen Riedel

Stephen Novak

Stephen Wagner

Andreas Stephen

 

Другие публикации лиц с тем же именем

Static energy reduction techniques for microprocessor caches., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 303-313 (2003)Structurally Sparsified Backward Propagation for Faster Long Short-Term Memory Training., , , , , и . CoRR, (2018)Scalable Hardware Memory Disambiguation for High-ILP Processors., , , , и . IEEE Micro, 24 (6): 118-127 (2004)A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors., , , , , , и . ACM Trans. Comput. Syst., 30 (2): 8:1-8:38 (2012)A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips., , , и . IEEE Micro, 32 (3): 17-25 (2012)Community-based Matrix Reordering for Sparse Linear Algebra Optimization., , , и . ISPASS, стр. 214-223. IEEE, (2023)Reconciling performance and programmability in networking systems., , и . SIGCOMM, стр. 73-84. ACM, (2007)Estimating Silent Data Corruption Rates Using a Two-Level Model., , , , , , , , , и . CoRR, (2020)Simba: scaling deep-learning inference with chiplet-based architecture., , , , , , , , , и 7 other автор(ы). Commun. ACM, 64 (6): 107-116 (2021)Universal Mechanisms for Data-Parallel Architectures., , , и . MICRO, стр. 303-314. IEEE Computer Society, (2003)