Author of the publication

Grain Size Reduction of Ferroelectric HZO Enabled by a Novel Solid Phase Epitaxy (SPE) Approach: Working Principle, Experimental Demonstration, and Theoretical Understanding.

, , , , , , , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

First InGaAs/InAlAs Single-Photon Avalanche Diodes (SPADs) Heterogeneously Integrated with Si Photonics on SOI Platform for 1550 nm Detection., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2021)First Demonstration of BEOL-compatible Amorphous InGaZnOx Channel Antiferroelectric (Hf0.2Zr0.8O2)-Enhanced Floating Gate Memory., , , , , , , , , and . ICICDT, page 29-33. IEEE, (2023)Grain Size Reduction of Ferroelectric HZO Enabled by a Novel Solid Phase Epitaxy (SPE) Approach: Working Principle, Experimental Demonstration, and Theoretical Understanding., , , , , , , , , and 4 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)First Demonstration of BEOL-Compatible MFMIS Fe-FETs with 3D Multi-Fin Floating Gate: In-situ ALD-deposited MFM, LCH of 50 nm, > 2×109 Endurance, and 58.3% Area Saving., , , , , , , , , and 2 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Non-Destructive-Read 1T1C Ferroelectric Capacitive Memory Cell with BEOL 3D Monolithically Integrated IGZO Access Transistor for 4F2 High-Density Integration., , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)BEOL-compatible Ta/HZO/W Ferroelectric Tunnel Junction with Low Operating Voltage Targeting for Low Power Application., , , , , , , , , and 1 other author(s). ICICDT, page 5-7. IEEE, (2022)First Demonstration of Fully CMOS-compatible Non-volatile Programmable Photonic Switch Enabled by Ferroelectric-SOI Waveguide for Next Generation Photonic Integrated Circuit., , , , , , , , , and 3 other author(s). VLSI Technology and Circuits, page 405-406. IEEE, (2022)Extremely Scaled Bottom Gate a-IGZO Transistors Using a Novel Patterning Technique Achieving Record High Gm of 479.5 μS/μm (VDS of 1 V) and fT of 18.3 GHz (VDS of 3 V)., , , , , , , , , and 1 other author(s). VLSI Technology and Circuits, page 294-295. IEEE, (2022)First Si-Waveguide-Integrated InGaAs/InAlAs Avalanche Photodiodes on SOI Platform., , , , , , , , , and 6 other author(s). VLSI Technology and Circuits, page 409-410. IEEE, (2022)Boosting the Memory Window of the BEOL-Compatible MFMIS Ferroelectric/ Anti-Ferroelectric FETs by Charge Injection., , , , , , , , , and 1 other author(s). VLSI Technology and Circuits, page 389-390. IEEE, (2022)