From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

F3: Beyond the horizon of conventional computing: From deep learning to neuromorphic systems., , , , , и . ISSCC, стр. 506-508. IEEE, (2017)Advanced Devices and Architectures., , и . Principles and Structures of FPGAs, Springer, (2018)Cache-processor coupling: a fast and wide on-chip data cache design., , , и . IEEE J. Solid State Circuits, 30 (4): 375-382 (апреля 1995)Wrapper-based bus implementation techniques for performance improvement and cost reduction., , и . IEEE J. Solid State Circuits, 39 (5): 804-817 (2004)Edge Inference Engine for Deep & Random Sparse Neural Networks with 4-bit Cartesian-Product MAC Array and Pipelined Activation Aligner., , , , , , и . HCS, стр. 1-21. IEEE, (2021)A Highly Accurate and Parallel Vision MLP FPGA Accelerator based on FP7/8 SIMD Operations., , , , , , и . MCSoC, стр. 478-485. IEEE, (2023)A Hybrid Integer Encoding Method for Obtaining High-Quality Solutions of Quadratic Knapsack Problems on Solid-State Annealers., , , , , , и . IEICE Trans. Inf. Syst., 105-D (12): 2019-2031 (декабря 2022)New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic., и . J. Syst. Archit., 48 (8-10): 285-310 (2003)Decision Forest Training Accelerator Based on Binary Feature Decomposition., , , , , , и . FCCM, стр. 215. IEEE, (2023)Hiddenite: 4K-PE Hidden Network Inference 4D-Tensor Engine Exploiting On-Chip Model Construction Achieving 34.8-to-16.0TOPS/W for CIFAR-100 and ImageNet., , , , , , , , и . ISSCC, стр. 1-3. IEEE, (2022)