( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications

. IJACSA - International Journal of Advanced Computer Science and Applications, 2 (5): 43--49 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Manisha Pujari

Manisha Jain

Manisha Juneja

 

Другие публикации лиц с тем же именем

Operation-aware assist circuit design for improved write performance of FinFET based SRAM., , , и . VDAT, стр. 1-6. IEEE, (2014)A Process Variation Tolerant Low Contention Keeper Design for Wide Fan-In Dynamic OR Gate., , и . ISED, стр. 151-153. IEEE, (2012)High Performance Process Variations Aware Technique for Sub-threshold 8T-SRAM Cell., , и . Wireless Personal Communications, 78 (1): 57-68 (2014)An Aging-Aware Reliable FinFET-Based Low-Power 32-Word \(\) 32-bit Register File., и . CSSP, 36 (12): 4789-4808 (2017)A State-of-the-Art Current Mirror-Based Reliable Wide Fan-in FinFET Domino OR Gate Design., и . CSSP, 37 (2): 475-499 (2018)Analysis of 8T SRAM Cell at Various Process Corners at 65 nm Process Technology., , , , и . Circuits and Systems, 2 (4): 326-329 (2011)Process, Voltage and Temperature Variations Aware Low Leakage Approach for Nanoscale CMOS Circuits., и . J. Low Power Electron., 10 (1): 45-52 (2014)Novel Ultra Low Leakage FinFET Based SRAM Cell., , и . iNIS, стр. 89-92. IEEE, (2016)A Novel Low Power Noise Tolerant High Performance Dynamic Feed through Logic Design Technique., , , , и . ISED, стр. 118-123. IEEE Computer Society, (2011)Design and Analysis of Schmitt Trigger Based 10T SRAM in 32 nm Technology., , и . iNIS, стр. 234-237. IEEE, (2017)