( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems.

, , , , , , и . J. Electron. Test., 30 (4): 401-413 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Luigi Busarello

Luigi Nardi

Luigi Sportelli

Luigi Monni

Luigi Poisson

 

Другие публикации лиц с тем же именем

Evaluation of the temperature influence on SEU vulnerability of DICE and 6T-SRAM cells., , , и . DTIS, стр. 1-5. IEEE, (2018)Effect-cause intra-cell diagnosis at transistor level., , , , , , и . ISQED, стр. 460-467. IEEE, (2013)Emulating the Effects of Radiation-Induced Soft-Errors for the Reliability Assessment of Neural Networks., , , , , , , и . IEEE Trans. Emerg. Top. Comput., 10 (4): 1867-1882 (2022)A Survey on Deep Learning Resilience Assessment Methodologies., , , , , и . Computer, 56 (2): 57-66 (февраля 2023)Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories., , , , , и . J. Electron. Test., 21 (5): 551-561 (2005)A calculation method to estimate single event upset cross section., , , , , и . Microelectron. Reliab., (2017)Characterization of a RISC-V System-on-Chip under Neutron Radiation., , , , , , и . DTIS, стр. 1-6. IEEE, (2021)Delay Fault Diagnosis in Sequential Circuits., , , , , , и . Asian Test Symposium, стр. 355-360. IEEE Computer Society, (2009)Resistive-Open Defects in Embedded-SRAM Core Cells: Analysis and March Test Solution., , , , , и . Asian Test Symposium, стр. 266-271. IEEE Computer Society, (2004)A study of path delay variations in the presence of uncorrelated power and ground supply noise., , , , , и . DDECS, стр. 189-194. IEEE Computer Society, (2011)