Author of the publication

Scalable Hardware Memory Disambiguation for High ILP Processors.

, , , , and . MICRO, page 399-410. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors., , , , , , and . ACM Trans. Comput. Syst., 30 (2): 8:1-8:38 (2012)Static energy reduction techniques for microprocessor caches., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 303-313 (2003)Structurally Sparsified Backward Propagation for Faster Long Short-Term Memory Training., , , , , and . CoRR, (2018)A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips., , , and . IEEE Micro, 32 (3): 17-25 (2012)Scalable Hardware Memory Disambiguation for High-ILP Processors., , , , and . IEEE Micro, 24 (6): 118-127 (2004)Estimating Silent Data Corruption Rates Using a Two-Level Model., , , , , , , , , and . CoRR, (2020)Simba: scaling deep-learning inference with chiplet-based architecture., , , , , , , , , and 7 other author(s). Commun. ACM, 64 (6): 107-116 (2021)Community-based Matrix Reordering for Sparse Linear Algebra Optimization., , , and . ISPASS, page 214-223. IEEE, (2023)Reconciling performance and programmability in networking systems., , and . SIGCOMM, page 73-84. ACM, (2007)Universal Mechanisms for Data-Parallel Architectures., , , and . MICRO, page 303-314. IEEE Computer Society, (2003)