Author of the publication

Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (7): 790-800 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Classification of Sequential Circuits Based on tauk Notation and Its Applications., , and . IEICE Trans. Inf. Syst., 88-D (12): 2738-2747 (2005)Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester., , , and . ATS, page 409-414. IEEE, (2006)Sensor deployment strategy for target detection., , , and . WSNA, page 42-48. ACM, (2002)Error Identification in At-Speed Scan BIST Environment in the Presence of Circuit and Tester Speed Mismatch., , , and . IEICE Trans. Inf. Syst., 89-D (3): 1165-1172 (2006)Fault Tolerance in Collaborative Sensor Networks for Target Detection., , and . IEEE Trans. Computers, 53 (3): 320-333 (2004)A Class of Linear Space Compactors for Enhanced Diagnostic., , and . Asian Test Symposium, page 260-265. IEEE Computer Society, (2005)Analysis of Test Generation Complexity for Stuck-At and Path Delay Faults Based on tauk-Notation., , and . IEICE Trans. Inf. Syst., 90-D (8): 1202-1212 (2007)Sensor Deployment Strategy for Detection of Targets Traversing a Region., , , and . Mob. Networks Appl., 8 (4): 453-461 (2003)Vulnerability of Surveillance Networks to Faults., , , and . IJDSN, 2 (3): 289-311 (2006)Design and analysis of multiple weight linear compactors of responses containing unknown values., , , and . ITC, page 10. IEEE Computer Society, (2005)