( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester.

, , , и . IEEE Trans. Very Large Scale Integr. Syst., 15 (7): 790-800 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Thomas Thomas

Thomas Baron

Untersuchungen an ungeschädigten und durch Pilzbefall geschädigten Nadelholzbauteilen mit ausgewählten Prüfverfahren. TU Dresden, (2009)

Thomas Harasim

Die Rolle des nucleostemin-Gens in dem Prozess der Ribosomenbiogenese. Uni München, (2009)

Thomas Böttcher

Naturstoffe und ihre Derivate als molekulare Sonden: Identifikation ihrer Angriffsziele und Inhibition der Virulenz in pathogenen Bakterien. Uni München, (2009)

Thomas Potinecke

Methode zur Systematisierung von Teilprozessen in der Produktentwicklung beim Einsatz von CAx-Technologien. Uni Stuttgart, (2009)
 

Другие публикации лиц с тем же именем

Classification of Sequential Circuits Based on tauk Notation and Its Applications., , и . IEICE Trans. Inf. Syst., 88-D (12): 2738-2747 (2005)Error Identification in At-Speed Scan BIST Environment in the Presence of Circuit and Tester Speed Mismatch., , , и . IEICE Trans. Inf. Syst., 89-D (3): 1165-1172 (2006)Sensor deployment strategy for target detection., , , и . WSNA, стр. 42-48. ACM, (2002)Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester., , , и . ATS, стр. 409-414. IEEE, (2006)Fault Tolerance in Collaborative Sensor Networks for Target Detection., , и . IEEE Trans. Computers, 53 (3): 320-333 (2004)A Class of Linear Space Compactors for Enhanced Diagnostic., , и . Asian Test Symposium, стр. 260-265. IEEE Computer Society, (2005)Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester., , , и . IEEE Trans. Very Large Scale Integr. Syst., 15 (7): 790-800 (2007)Efficient Signature-Based Fault Diagnosis Using Variable Size Windows., , , и . VLSI Design, стр. 391-396. IEEE Computer Society, (2001)Analysis of Test Generation Complexity for Stuck-At and Path Delay Faults Based on tauk-Notation., , и . IEICE Trans. Inf. Syst., 90-D (8): 1202-1212 (2007)Vulnerability of Surveillance Networks to Faults., , , и . IJDSN, 2 (3): 289-311 (2006)