( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
On the Impact of Hardware Timing Errors on Stochastic Computing based Neural Networks.

, , и . ETS, стр. 1-6. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stefan Holst

Stefan Holst

Stefan Holst

Stefan Holst

Peter Holst

 

Другие публикации лиц с тем же именем

Targeted Partial-Shift For Mitigating Shift Switching Activity Hot-Spots During Scan Test., , и . PRDC, стр. 124-129. IEEE, (2019)Mitigating Test-Induced Yield-Loss by IR-Drop-Aware X-Filling., , и . MCSoC, стр. 501-507. IEEE, (2023)Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing., , , , , , и . ATS, стр. 149-154. IEEE, (2018)A Fault-Tolerant MPSoC For CubeSats., , , , , , , , , и . DFT, стр. 1-6. IEEE, (2019)BiSTAHL: A Built-In Self-Testable Soft-Error-Hardened Scan-Cell., , , , и . ETS, стр. 1-6. IEEE, (2023)Logic Fault Diagnosis of Hidden Delay Defects., , , , , , и . ITC, стр. 1-10. IEEE, (2020)STAHL: A Novel Scan-Test-Aware Hardened Latch Design., , , , и . ETS, стр. 1-6. IEEE, (2019)Variation-Aware Small Delay Fault Diagnosis on Compressed Test Responses., , , , и . ITC, стр. 1-10. IEEE, (2019)On the Impact of Hardware Timing Errors on Stochastic Computing based Neural Networks., , и . ETS, стр. 1-6. IEEE, (2022)GPU-Accelerated Timing Simulation of Systolic-Array-Based AI Accelerators., , и . ATS, стр. 127-132. IEEE, (2021)