( en | de | ru )

 

Disambiguation of "Lu, Juin-Ming"

Author of the publication

copydeleteadd this publication to your clipboard
Content-aware line-based power modeling methodology for image signal processor.

, , , , and . SoCC, page 346-350. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ming-Kuei Lu

Lu Lu

Jorge Mínguez

Karl Minga

Helmar Minger

 

Other publications of authors with the same name

Tile-Based Architecture Exploration for Convolutional Accelerators in Deep Neural Networks., , , , , , and . AICAS, page 1-4. IEEE, (2021)Design space exploration with a cycle-accurate systemC/TLM DRAM controller model., , , , , , and . VLSI-DAT, page 1-4. IEEE, (2017)A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification., , , and . DAC, page 1-6. IEEE, (2020)Application specific component-service-aware trace generation on Android-QEMU., , , , , , and . SoCC, page 316-321. IEEE, (2017)Fast Steady-State Thermal Analysis., , , , , and . ISOCC, page 15-16. IEEE, (2018)An Improved STBP for Training High-Accuracy and Low-Spike-Count Spiking Neural Networks., , and . DATE, page 575-580. IEEE, (2021)A fast thermal-aware fixed-outline floorplanning methodology based on analytical models., , , , , , and . ICCAD, page 1:1-1:8. ACM, (2018)Cost and Benefit Models for Logic and Memory BIST., and . DATE, page 710-714. IEEE Computer Society / ACM, (2000)A Power-Efficient Binary-Weight Spiking Neural Network Architecture for Real-Time Object Classification., , , , and . CoRR, (2020)MultiFuse: Efficient Cross Layer Fusion for DNN Accelerators with Multi-level Memory Hierarchy., , , , and . ICCD, page 614-622. IEEE, (2023)