Author of the publication

Hardware Design and Simulation for Verification.

, , and . SFM, volume 3965 of Lecture Notes in Computer Science, page 1-29. Springer, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Vacuity analysis for property qualification by mutation of checkers., , and . DATE, page 478-483. IEEE Computer Society, (2010)A model-based design flow for Dynamic Partial Reconfigurable FPGAs., , and . SMC, page 3099-3103. IEEE, (2019)On the integration of model-driven design and dynamic assertion-based verification for embedded software., , , , , , and . J. Syst. Softw., 86 (8): 2013-2033 (2013)Reusing RTL Assertion Checkers for Verification of SystemC TLM Models., , , , , , , , and . J. Electron. Test., 31 (2): 167-180 (2015)Automatic Abstraction of RTL IPs into Equivalent TLM Descriptions., , and . IEEE Trans. Computers, 60 (12): 1730-1743 (2011)An error simulation based approach to measure error coverage of formal properties., , , , , and . ACM Great Lakes Symposium on VLSI, page 53-58. ACM, (2002)Model-driven design and validation of embedded software., , , , , , and . AST, page 98-104. ACM, (2011)Fostering Human Activity Recognition Workflows: An Open-Source Baseline Framework., , and . ICDH, page 75-80. IEEE, (2023)Mutation analysis for SystemC designs at TLM., , , , , , , and . LATW, page 1-6. IEEE, (2011)Assertion-aware approximate computing design exploration on behavioral models., , , , , and . LATS, page 1-6. IEEE, (2022)