( en | de | ru )

 

Disambiguation of "Sakamoto, Toshitsugu"

Author of the publication

copydeleteadd this publication to your clipboard
A 171k-LUT Nonvolatile FPGA using Cu Atom-Switch Technology in 28nm CMOS.

, , , , , , , , , , and . FPL, page 323-327. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Keizo Sakamoto

Hideyuki Sakamoto

Peter Takaschi Sakamoto

 

Other publications of authors with the same name

0.39-V, 18.26-µW/MHz SOTB CMOS Microcontroller with embedded atom switch ROM., , , , , , , , , and 8 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2015)Sensor Signal Processing Using High-Level Synthesis With a Layered Architecture., , , , , , , , , and 4 other author(s). IEEE Embed. Syst. Lett., 10 (4): 119-122 (2018)33.3 Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for Al Applications., , , , , , , , , and 4 other author(s). ISSCC, page 502-504. IEEE, (2020)A nonvolatile programmable solid-electrolyte nanometer switch., , , , , , , , and . IEEE J. Solid State Circuits, 40 (1): 168-176 (2005)Sub-μW standby power, <18 μW/DMIPS@25MHz MCU with embedded atom-switch programmable logic and ROM., , , , , , , , , and . VLSIC, page 86-. IEEE, (2015)28nm Atom-Switch FPGA: Static Timing Analysis and Evaluation., , , , , , , , , and 1 other author(s). IEICE Trans. Electron., 105-C (10): 627-630 (October 2022)Enhanced Drain Current in Transient Mode due to Long Ionization Time of Shallow Impurities at 4 K in 65-nm bulk Cryo CMOS Transistors., , , , , , , , and . DRC, page 1-2. IEEE, (2022)A 2× logic density Programmable Logic array using atom switch fully implemented with logic transistors at 40nm-node and beyond., , , , , , , , , and 2 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)ON-state retention of Atom Switch eNVM for IoT/AI Inference Solution., , , , , , , , , and 2 other author(s). IRPS, page 1-4. IEEE, (2020)A chip-stacked memory for on-chip SRAM-rich SoCs and processors., , , , , , , , and . ISSCC, page 60-61. IEEE, (2009)