( en | de | ru )

 

Disambiguation of "Walker, D. M. H."

Author of the publication

copydeleteadd this publication to your clipboard
IDDQ Testing of Input/Output Resources of SRAM-Based FPGAs.

, , and . Asian Test Symposium, page 375-. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Brenton D. Walker

Andreas M Walker

H -D Basler

H -D Volk

Alastair G H Walker

 

Other publications of authors with the same name

An efficient solution to the storage correspondence problem for large sequential circuits., , and . ASP-DAC, page 181-186. ACM, (2001)Levelized low cost delay test compaction considering IR-drop induced power supply noise., , , and . VTS, page 52-57. IEEE Computer Society, (2011)Techniques to Improve the Efficiency of SAT Based Path Delay Test Generation., , and . VLSID, page 50-55. IEEE Computer Society, (2014)CROWNE: Current Ratio Outliers with Neighbor Estimator., and . DFT, page 132-139. IEEE Computer Society, (2003)IDDQ Testing of Input/Output Resources of SRAM-Based FPGAs., , and . Asian Test Symposium, page 375-. IEEE Computer Society, (1999)Improved wafer-level spatial analysis for I_DDQ limit setting., and . ITC, page 82-91. IEEE Computer Society, (2001)A practical built-in current sensor for I_DDQ testing., , and . ITC, page 405-414. IEEE Computer Society, (2001)Fatal Fault Probability Prediction for Array Based Designs., , and . DFT, page 30-38. IEEE Computer Society, (1996)Test Generation for Global Delay Faults., and . ITC, page 433-442. IEEE Computer Society, (1996)Yiel Learning via Functional Test Data., and . ITC, page 626-635. IEEE Computer Society, (1995)