( en | de | ru )

 

Disambiguation of "Charles, Henri-Pierre"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient data driven run-time code generation.

, and . LCR, page 17:1-17:7. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Charles-Henri Clerget

Charles-Henri Cappelaere

Pierre-Henri Horrein

Pierre-Henri Campanac

Henri-Pierre Maumary

 

Other publications of authors with the same name

Improving performance of optimized kernels through fast instantiations of templates., , and . Concurr. Comput. Pract. Exp., 21 (1): 59-70 (2009)Efficient data driven run-time code generation., and . LCR, page 17:1-17:7. ACM, (2004)Instruction Set Design Methodology for In-Memory Computing through QEMU-based System Emulator., , , and . RSP, page 43-49. IEEE, (2021)Code specialization for red-black tree management algorithms, , and . Proceedings of the 3rd International Workshop on Adaptive Self-Tuning Computing Systems, page 6:1--6:3. New York, NY, USA, ACM, (2013)Applying Code Specialization to FFT Libraries for Integral Parameters., and . LCPC, volume 4382 of Lecture Notes in Computer Science, page 96-110. Springer, (2006)Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization., , , , , , , and . ISLPED, page 121-126. ACM, (2020)OCEANS - Optimising Compilers for Embedded Applications., , , , , , , , , and 9 other author(s). Euro-Par, volume 1685 of Lecture Notes in Computer Science, page 1171-1175. Springer, (1999)Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Efficient Vector Processing., , , , , , , and . DATE, page 1187-1192. IEEE, (2020)Software platform dedicated for in-memory computing circuit evaluation., , , , and . RSP, page 43-49. ACM, (2017)Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution., , , , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 40:1-40:26 (2022)