Author of the publication

Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application.

D. Kwon, S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, K. Kang, J. Kim, J. Jeon, N. Kim, Y. Kwon, K. Vladimir, W. Shin, J. Won, M. Lee, H. Joo, H. Choi, G. Kim, B. An, J. Lee, D. Ko, Y. Jun, I. Kim, C. Song, I. Kim, C. Park, S. Kim, C. Jeong, E. Lim, D. Kim, J. Jang, I. Park, J. Chun, and J. Cho. IEEE J. Solid State Circuits, 58 (1): 291-302 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Miyeon Cho

Photooxygenierung in Mikroemulsionen und mit dualen PhotokatalysatorenM. Cho. Uni Köln, (2009)

Seongdon Cho

Myunghun Cho

Soon Cho

Yongsun Cho

Other publications of authors with the same name

A 1ynm 1.25V 8Gb 16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application.D. Kwon, S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, K. Kang and 27 other author(s). IEEE J. Solid State Circuits, 58 (1): 291-302 (2023)A 192-Gb 12-High 896-GB/s HBM3 DRAM with a TSV Auto-Calibration Scheme and Machine-Learning-Based Layout Optimization.M. Park, H. Cho, T. Yun, S. Byeon, Y. Koo, S. Yoon, D. Lee, S. Choi, J. Park, J. Lee and 39 other author(s). ISSCC, page 444-446. IEEE, (2022)13.1 A 35.4Gb/s/pin 16Gb GDDR7 with a Low-Power Clocking Architecture and PAM3 IO Circuitry.J. Yang, H. Ko, K. Kim, H. Park, J. Park, J. Kang, J. Cha, S. Kim, Y. Kim, M. Park and 14 other author(s). ISSCC, page 232-234. IEEE, (2024)A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement.W. Kim, C. Jung, S. Yoo, D. Hong, J. Hwang, J. Yoon, O. Jung, J. Choi, S. Hyun, M. Kang and 27 other author(s). ISSCC, page 414-415. IEEE, (2023)13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction.Y. Seo, J. Choi, S. Cho, H. Han, W. Kim, G. Ryu, J. Ahn, Y. Cho, S. Choi, S. Lee and 20 other author(s). ISSCC, page 246-248. IEEE, (2024)A 192-Gb 12-High 896-GB/s HBM3 DRAM With a TSV Auto-Calibration Scheme and Machine-Learning-Based Layout Optimization.M. Park, J. Lee, K. Cho, J. Park, J. Moon, S. Lee, T. Kim, S. Oh, S. Choi, Y. Choi and 29 other author(s). IEEE J. Solid State Circuits, 58 (1): 256-269 (2023)A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications.S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, K. Kang, J. Kim and 21 other author(s). ISSCC, page 1-3. IEEE, (2022)A 1.1V 2y-nm 4.35Gb/s/pin 8Gb LPDDR4 mobile device with bandwidth improvement techniques.K. Song, S. Lee, D. Kim, Y. Shim, S. Park, B. Ko, D. Hong, Y. Joo, W. Lee, Y. Cho and 10 other author(s). CICC, page 1-4. IEEE, (2014)A 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth extension techniques for high-speed applications.K. Hwang, B. Kim, S. Byeon, K. Kim, D. Kwon, H. Lee, G. Lee, S. Yoon, J. Cha, S. Jang and 11 other author(s). ISSCC, page 210-212. IEEE, (2018)13.4 A 48GB 16-High 1280GB/s HBM3E DRAM with All-Around Power TSV and a 6-Phase RDQS Scheme for TSV Area Optimization.J. Lee, K. Cho, C. Lee, Y. Lee, J. Park, S. Oh, Y. Ju, C. Jeong, H. Cho, J. Lee and 38 other author(s). ISSCC, page 238-240. IEEE, (2024)

BibSonomy

Disambiguation of "Cho, Joohwan"

Please choose a person to relate this publication to

Miyeon Cho

Seongdon Cho

Myunghun Cho

Soon Cho

Yongsun Cho

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Cho, Joohwan"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 1ynm 1.25V 8Gb 16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application.

Please choose a person to relate this publication to

Miyeon Cho

Seongdon Cho

Myunghun Cho

Soon Cho

Yongsun Cho

Other publications of authors with the same name

Disambiguation