( en | de | ru )

 

Disambiguation of "Goksoy, A. Alper"

Author of the publication

copydeleteadd this publication to your clipboard
COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks.

, , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (2): 472-485 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hanna Alpermann

Friedrich Alpers

Hansgünther Alpert

Maria Alpers

Ulrike Alpers

 

Other publications of authors with the same name

Benchmarking Heterogeneous Integration with 2.5D/3D Interconnect Modeling., , , , , , , , and . ASICON, page 1-4. IEEE, (2023)Energy-Efficient On-Chip Training for Customized Home-based Rehabilitation Systems., , and . DAC, page 1-6. IEEE, (2023)Big-Little Chiplets for In-Memory Acceleration of DNNs: A Scalable Heterogeneous Architecture., , , , , , , and . ICCAD, page 8:1-8:9. ACM, (2022)Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 4064-4077 (2020)CANNON: Communication-Aware Sparse Neural Network Optimization., , , , and . IEEE Trans. Emerg. Top. Comput., 11 (4): 882-894 (October 2023)COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (2): 472-485 (2022)DS3: A System-Level Domain-Specific System-on-Chip Simulation Framework., , , , , , , , and . CoRR, (2020)FALCON: An FPGA Emulation Platform for Domain-Specific SoCs (DSSoCs)., , , , , , , , , and 5 other author(s). IEEE Des. Test, 41 (1): 70-80 (February 2024)A simulation framework for domain-specific system-on-chips: work-in-progress., , , , , , , , and . CODES+ISSS, page 3:1-3:2. ACM, (2019)Enabling Software-Defined RF Convergence with a Novel Coarse-Scale Heterogeneous Processor., , , , , , , , , and 33 other author(s). ISCAS, page 443-447. IEEE, (2022)