Author of the publication

A flexible, ultra-low power 35pJ/pulse digital back-end for a QAC UWB receiver.

, and . ESSCIRC, page 236-239. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Taxonomy and Benchmarking of Precision-Scalable MAC Arrays Under Enhanced DNN Dataflow Representation., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (5): 2013-2024 (2022)A programmable calibration/BIST engine for RF/analog blocks in SoCs., , , , , , , , and . ESSCIRC, page 133-136. IEEE, (2012)A 20dBm 2.4GHz digital outphasing transmitter for WLAN application in 32nm CMOS., , , , , , , , , and 2 other author(s). ISSCC, page 168-170. IEEE, (2012)GRAPHOPT: constrained optimization-based parallelization of irregular graphs., , and . CoRR, (2021)A 16nm 128kB high-density fully digital In Memory Compute macro with reverse SRAM pre-charge achieving 0.36TOPs/mm2, 256kB/mm2 and 23. 8TOPs/W., , , and . ESSCIRC, page 409-412. IEEE, (2023)A flexible, ultra-low power 35pJ/pulse digital back-end for a QAC UWB receiver., and . ESSCIRC, page 236-239. IEEE, (2007)LOMA: Fast Auto-Scheduling on DNN Accelerators through Loop-Order-based Memory Allocation., , and . AICAS, page 1-4. IEEE, (2021)TinyVers: A 0.8-17 TOPS/W, 1.7 μW-20 mW, Tiny Versatile System-on-chip with State-Retentive eMRAM for Machine Learning Inference at the Extreme Edge., , , , , and . VLSI Technology and Circuits, page 20-21. IEEE, (2022)DepFiN: A 12nm, 3.8TOPs depth-first CNN processor for high res. image processing., and . VLSI Circuits, page 1-2. IEEE, (2021)9.4 PIU: A 248GOPS/W Stream-Based Processor for Irregular Probabilistic Inference Networks Using Precision-Scalable Posit Arithmetic in 28nm., , , , and . ISSCC, page 150-152. IEEE, (2021)