( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A flexible, ultra-low power 35pJ/pulse digital back-end for a QAC UWB receiver.

, и . ESSCIRC, стр. 236-239. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Steven Verhelst

Marian Fujara

Marian Bracko

Ion Marian

Marian Paschke

 

Другие публикации лиц с тем же именем

A 20dBm 2.4GHz digital outphasing transmitter for WLAN application in 32nm CMOS., , , , , , , , , и 2 other автор(ы). ISSCC, стр. 168-170. IEEE, (2012)Taxonomy and Benchmarking of Precision-Scalable MAC Arrays Under Enhanced DNN Dataflow Representation., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (5): 2013-2024 (2022)GRAPHOPT: constrained optimization-based parallelization of irregular graphs., , и . CoRR, (2021)A programmable calibration/BIST engine for RF/analog blocks in SoCs., , , , , , , , и . ESSCIRC, стр. 133-136. IEEE, (2012)DPU-v2: Energy-efficient execution of irregular directed acyclic graphs., , и . MICRO, стр. 1288-1307. IEEE, (2022)A 16nm 128kB high-density fully digital In Memory Compute macro with reverse SRAM pre-charge achieving 0.36TOPs/mm2, 256kB/mm2 and 23. 8TOPs/W., , , и . ESSCIRC, стр. 409-412. IEEE, (2023)A flexible, ultra-low power 35pJ/pulse digital back-end for a QAC UWB receiver., и . ESSCIRC, стр. 236-239. IEEE, (2007)LOMA: Fast Auto-Scheduling on DNN Accelerators through Loop-Order-based Memory Allocation., , и . AICAS, стр. 1-4. IEEE, (2021)TinyVers: A 0.8-17 TOPS/W, 1.7 μW-20 mW, Tiny Versatile System-on-chip with State-Retentive eMRAM for Machine Learning Inference at the Extreme Edge., , , , , и . VLSI Technology and Circuits, стр. 20-21. IEEE, (2022)9.4 PIU: A 248GOPS/W Stream-Based Processor for Irregular Probabilistic Inference Networks Using Precision-Scalable Posit Arithmetic in 28nm., , , , и . ISSCC, стр. 150-152. IEEE, (2021)