( en | de | ru )

 

Disambiguation of "Mao, Zhigang"

Author of the publication

copydeleteadd this publication to your clipboard
Resource constrained mapping of data flow graphs onto coarse-grained reconfigurable array.

, , and . SoCC, page 260-265. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhigang Shen

Zhigang Zhang

Zhigang Zhang

Zhigang Zhang

Zhigang Gao

 

Other publications of authors with the same name

Pareto based Multi-objective Mapping IP Cores onto NoC Architectures., , and . APCCAS, page 331-334. IEEE, (2006)Synergistic Effect of BTI and Process Variations on Impact and Monitoring of Combination Circuit., , , , and . ASICON, page 1-4. IEEE, (2019)Mapping Long-Term Spatiotemporal Dynamics of Pen Aquaculture in a Shallow Lake: Less Aquaculture Coming along Better Water Quality., , , , , , , , and . Remote. Sens., 12 (11): 1866 (2020)Towards Higher Performance and Robust Compilation for CGRA Modulo Scheduling., , , , , , and . IEEE Trans. Parallel Distributed Syst., 31 (9): 2201-2219 (2020)A Novel Architecture Design for Output Significance Aligned Flow with Adaptive Control in ReRAM-based Neural Network Accelerator., , , , , and . ACM Trans. Design Autom. Electr. Syst., 27 (6): 57:1-57:22 (2022)A Novel Resistive Memory-based Process-in-memory Architecture for Efficient Logic and Add Operations., , , , , , , and . ACM Trans. Design Autom. Electr. Syst., 24 (2): 25:1-25:22 (2019)Area-efficient HEVC IDCT/IDST architecture for 8K × 4K video decoding., , , and . IEICE Electron. Express, 13 (6): 20160019 (2016)Enabling Resistive-RAM-based Activation Functions for Deep Neural Network Acceleration., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 345-350. ACM, (2020)A novel soft error sensitivity characterization technique based on simulated fault injection and constrained association analysis., , and . ICECS, page 766-769. IEEE, (2008)Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (1): 127-135 (2014)