( en | de | ru )

 

Disambiguation of "Huang, Wei-Hsing"

Author of the publication

copydeleteadd this publication to your clipboard
8-Bit Precision 6T SRAM Compute-in-Memory Macro Using Global Bitline-Combining Scheme for Edge AI Chips.

, , , , , , , , , , , , , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 2304-2308 (April 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Huang

Chao-Huang Wei

Wei-Tung Huang

Wei-Teh Huang

Wenjung Hsing

 

Other publications of authors with the same name

15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips., , , , , , , , , and 17 other author(s). ISSCC, page 246-248. IEEE, (2020)A 55nm 1-to-8 bit Configurable 6T SRAM based Computing-in-Memory Unit-Macro for CNN-based AI Edge Processors., , , , , , , , , and 6 other author(s). A-SSCC, page 217-218. IEEE, (2019)A Twin-8T SRAM Computation-In-Memory Macro for Multiple-Bit CNN-Based Machine Learning., , , , , , , , , and 6 other author(s). ISSCC, page 396-398. IEEE, (2019)Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference., , , , , , and . CoRR, (2024)A Nonvolatile Al-Edge Processor with 4MB SLC-MLC Hybrid-Mode ReRAM Compute-in-Memory Macro and 51.4-251TOPS/W., , , , , , , , , and 6 other author(s). ISSCC, page 258-259. IEEE, (2023)34.8 A 22nm 16Mb Floating-Point ReRAM Compute-in-Memory Macro with 31.2TFLOPS/W for AI Edge Devices., , , , , , , , , and 8 other author(s). ISSCC, page 580-582. IEEE, (2024)15.2 A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips., , , , , , , , , and 13 other author(s). ISSCC, page 240-242. IEEE, (2020)A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training., , , , , , , , , and . DAC, page 1-6. IEEE, (2020)Test points selection process and diagnosability analysis of analog integrated circuits., and . ICCD, page 582-587. IEEE Computer Society, (1998)8-Bit Precision 6T SRAM Compute-in-Memory Macro Using Global Bitline-Combining Scheme for Edge AI Chips., , , , , , , , , and 11 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 2304-2308 (April 2024)