( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Configuration Approaches to Enhance Computing Efficiency of Coarse-Grained Reconfigurable Array.

, , , , , и . Journal of Circuits, Systems, and Computers, 24 (3): 1550043:1-1550043:21 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shaojun Lu

Shaojun Tong

Wei Wei

Wei Wei

Wei Wei

 

Другие публикации лиц с тем же именем

Efficient memory partitioning for parallel data access in multidimensional arrays., , , , и . DAC, стр. 160:1-160:6. ACM, (2015)Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM., , и . DAC, стр. 84:1-84:6. ACM, (2017)MapReduce inspired loop mapping for coarse-grained reconfigurable architecture., , , и . Sci. China Inf. Sci., 57 (12): 1-14 (2014)Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3081-3094 (2018)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS., , , , , , и . VLSI Circuits, стр. 37-38. IEEE, (2018)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only)., , , , и . FPGA, стр. 270. ACM, (2015)ADROIT: An Adaptive Dynamic Refresh Optimization Framework for DRAM Energy Saving In DNN Training., , , , , , и . DAC, стр. 751-756. IEEE, (2021)Shogun: A Task Scheduling Framework for Graph Mining Accelerators., , , , , , и . ISCA, стр. 51:1-51:15. ACM, (2023)A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for AI Accelerating., , , , и . ASP-DAC, стр. 229-234. ACM, (2021)A Systolic Computing-in-Memory Array based Accelerator with Predictive Early Activation for Spatiotemporal Convolutions., , , , , , и . AICAS, стр. 1-5. IEEE, (2023)