Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimization of a voltage sense amplifier operating in ultra wide voltage range with back bias design techniques in 28nm UTBB FD-SOI technology., , , , and . ICICDT, page 53-56. IEEE, (2013)27.1 A 460MHz at 397mV, 2.6GHz at 1.3V, 32b VLIW DSP, embedding FMAX tracking., , , , , , , , , and 12 other author(s). ISSCC, page 452-453. IEEE, (2014)Proposal of a new ultra low leakage 10T sub threshold SRAM bitcell., , , , and . ISOCC, page 470-474. IEEE, (2012)Low Standby Power Capacitively Coupled Sense Amplifier for wide voltage range operation of dual rail SRAMs., , , , , , , , and . ICICDT, page 1-4. IEEE, (2015)Improving Ge-rich GST ePCM reliability through BEOL engineering., , , , , , , , , and 27 other author(s). ESSDERC, page 231-234. IEEE, (2021)28nm FDSOI technology sub-0.6V SRAM Vmin assessment for ultra low voltage applications., , , , , , , , , and 11 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Impact of Random Telegraph Signals on 6T high-density SRAM in 28nm UTBB FD-SOI., , , , and . ESSDERC, page 94-97. IEEE, (2014)Efficient yield estimation through generalized importance sampling with application to NBL-assisted SRAM bitcells., , , , , , , and . ICCAD, page 89. ACM, (2016)Energy-Efficient 4T SRAM Bitcell with 2T Read-Port for Ultra-Low-Voltage Operations in 28 nm 3D Monolithic CoolCubeTM Technology., , , , , , , , , and . NANOARCH, page 131-137. ACM, (2018)RAPIDO Testing and Modeling of Assisted Write and Read Operations for SRAMs., , , , , , , , and . NATW, page 28-33. IEEE, (2016)