Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC.

E. Nurvitadhi, J. Cook, A. Mishra, D. Marr, K. Nealis, P. Colangelo, A. Ling, D. Capalija, U. Aydonat, A. Dasu, and S. Shumarayev. FPL, page 106-110. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Debbie Beaudry

Ludwig Marr

Jürgen Marr

Diethard Marr

Stefanie Marr

Other publications of authors with the same name

Apprentice: Using Knowledge Distillation Techniques To Improve Low-Precision Network Accuracy.A. Mishra, and D. Marr. ICLR (Poster), OpenReview.net, (2018)Customizable FPGA OpenCL matrix multiply design template for deep neural networks.J. Yinger, E. Nurvitadhi, D. Capalija, A. Ling, D. Marr, K. Srivatsan, D. Moss, and S. Subhaschandra. FPT, page 259-262. IEEE, (2017)Evaluating and Enhancing Intel® Stratix® 10 FPGAs for Persistent Real-Time AI.E. Nurvitadhi, D. Kwon, A. Jafari, A. Boutros, J. Sim, P. Tomson, H. Sumbul, G. Chen, P. Knag, R. Kumar and 6 other author(s). FPGA, page 119. ACM, (2019)WRPN: Wide Reduced-Precision Networks.A. Mishra, E. Nurvitadhi, J. Cook, and D. Marr. CoRR, (2017)In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC.E. Nurvitadhi, J. Cook, A. Mishra, D. Marr, K. Nealis, P. Colangelo, A. Ling, D. Capalija, U. Aydonat, A. Dasu and 1 other author(s). FPL, page 106-110. IEEE Computer Society, (2018)High performance binary neural networks on the Xeon+FPGA™ platform.D. Moss, E. Nurvitadhi, J. Sim, A. Mishra, D. Marr, S. Subhaschandra, and P. Leong. FPL, page 1-4. IEEE, (2017)A sparse matrix vector multiply accelerator for support vector machine.E. Nurvitadhi, A. Mishra, and D. Marr. CASES, page 109-116. IEEE, (2015)WRPN: Wide Reduced-Precision Networks.A. Mishra, E. Nurvitadhi, J. Cook, and D. Marr. ICLR (Poster), OpenReview.net, (2018)In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC(Abstract Only).E. Nurvitadhi, J. Cook, A. Mishra, D. Marr, K. Nealis, P. Colangelo, A. Ling, D. Capalija, U. Aydonat, S. Shumarayev and 1 other author(s). FPGA, page 287. ACM, (2018)WRPN: Training and Inference using Wide Reduced-Precision Networks.A. Mishra, J. Cook, E. Nurvitadhi, and D. Marr. CoRR, (2017)

BibSonomy

Disambiguation of "Marr, Debbie"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC.

Please choose a person to relate this publication to

Debbie Beaudry

Ludwig Marr

Jürgen Marr

Diethard Marr

Stefanie Marr

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Marr, Debbie"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC.

Please choose a person to relate this publication to

Debbie Beaudry

Ludwig Marr

Jürgen Marr

Diethard Marr

Stefanie Marr

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC.