( en | de | ru )

 

Disambiguation of "Slesazeck, Stefan"

Author of the publication

copydeleteadd this publication to your clipboard
Reliability aspects of ferroelectric hafnium oxide for application in non-volatile memories.

, , , , , and . IRPS, page 1-6. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stefan Slesazeck

Stefan Schwärzler

Graphische Modelle im natürlichsprachlichen Mensch-Maschine-Dialog. TU München, (2010)

Stefan Weiß

Deformation quantization of principal fibre bundles and classical gauge theories. Uni Freiburg, (2009)

Stefan Fröhlich

Modellbasierte Fehlererkennung und Diagnose in Echtzeit am Beispiel einer Brennstoffzelle. Uni Kassel, (2009)

Stefan Tripmaker

Verhältnis und Abgrenzung zwischen Steuerhinterziehung und Betrug. Bucerius Law School Hamburg, (2007)
 

Other publications of authors with the same name

Ultra-dense co-integration of FeFETs and CMOS logic enabling very-fine grained Logic-in-Memory., , , , , , , , and . ESSDERC, page 118-121. IEEE, (2019)2021 Roadmap on Neuromorphic Computing and Engineering., , , , , , , , , and 46 other author(s). CoRR, (2021)A Reference-less Sense Amplifier to Sense pA Currents in Ferroelectric Tunnel Junction Memories., , and . MOCAST, page 1-4. IEEE, (2023)On-chip READ and WRITE Circuits for Multi-bit Ferroelectric Tunnel Junction Memory., , , and . NorCAS, page 1-6. IEEE, (2024)Roadmap to Neuromorphic Computing with Emerging Technologies., , , , , , , , , and 42 other author(s). CoRR, (2024)On the voltage scaling potential of SONOS non-volatile memory transistors., , , , , , , and . ESSDERC, page 118-121. IEEE, (2015)Domain Formation in Ferroelectric Negative Capacitance Devices., , and . DRC, page 1-2. IEEE, (2018)Prospects for energy-efficient edge computing with integrated HfO2-based ferroelectric devices., , , , , , , , , and 2 other author(s). VLSI-SoC, page 180-183. IEEE, (2018)Stability analysis supports memristor circuit design., , , , and . ISCAS, page 1138-1141. IEEE, (2015)Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs., , , , and . ESSDERC, page 134-137. IEEE, (2019)