( en | de | ru )

 

Disambiguation of "Lu, Juin-Ming"

Author of the publication

copydeleteadd this publication to your clipboard
Fault Modeling and Testing of Memristor-Based Spiking Neural Networks.

, , , , and . ITC, page 92-99. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ming-Kuei Lu

Lu Lu

Helmar Minger

Bernhard Mingers

Roland Minges

 

Other publications of authors with the same name

Design space exploration with a cycle-accurate systemC/TLM DRAM controller model., , , , , , and . VLSI-DAT, page 1-4. IEEE, (2017)Tile-Based Architecture Exploration for Convolutional Accelerators in Deep Neural Networks., , , , , , and . AICAS, page 1-4. IEEE, (2021)A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification., , , and . DAC, page 1-6. IEEE, (2020)Methodology of exploring ESL/RTL many-core platforms for developing embedded parallel applications., , , , , , and . SoCC, page 286-291. IEEE, (2014)A Power-Efficient Binary-Weight Spiking Neural Network Architecture for Real-Time Object Classification., , , , and . CoRR, (2020)NNSim: A Fast and Accurate SystemC/TLM Simulator for Deep Convolutional Neural Network Accelerators., , , , and . VLSI-DAT, page 1-4. IEEE, (2019)Reconfigurable Network-on-chip design for heterogeneous multi-core system architecture., , and . HPCS, page 523-526. IEEE, (2014)HierArch: A Cluster-Based DNN Accelerator with Hierarchical Buses for Design Space Exploration., , , , and . SOCC, page 1-6. IEEE, (2023)MultiFuse: Efficient Cross Layer Fusion for DNN Accelerators with Multi-level Memory Hierarchy., , , , and . ICCD, page 614-622. IEEE, (2023)Efficient Segment-wise Pruning for DCNN Inference Accelerators., , , , , , and . VLSI-DAT, page 1-4. IEEE, (2022)