( en | de | ru )

 

Disambiguation of "Samori, Carlo"

Author of the publication

copydeleteadd this publication to your clipboard
A 2GS/s 11b 8x Interleaved ADC with 9.2 ENOB and 69.9dB SFDR in 28nm CMOS.

, , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paolo Samorí

Teresa Carlomagno

Lothar Carlowitz

Horst Carlowitz

Hans Carlowitz

 

Other publications of authors with the same name

An efficient method to compute phase-noise in injection-locked frequency dividers., , , and . ISCAS, page 1753-1756. IEEE, (2013)Background adaptive linearization of high-speed digital-to-analog Converters., , , and . ISCAS, page 582-585. IEEE, (2013)Low-power CMOS IEEE 802.11a/g Signal Separator for Outphasing Transmitter., , , , and . CICC, page 133-136. IEEE, (2006)Quantization Effects in All-Digital Phase-Locked Loops., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (12): 1120-1124 (2007)Fast-switching analog PLL with finite-impulse response., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (9): 1697-1701 (2004)A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fsrms Integrated Jitter at 4.5-mW Power., , , , , and . IEEE J. Solid State Circuits, 46 (12): 2745-2758 (2011)A 20 Mb/s Phase Modulator Based on a 3.6 GHz Digital PLL With -36 dB EVM at 5 mW Power., , , and . IEEE J. Solid State Circuits, 47 (12): 2974-2988 (2012)5-GHz in-phase coupled oscillators with 39% tuning range., , , , and . CICC, page 269-272. IEEE, (2004)Phase noise and accuracy in quadrature oscillators., , , , and . ISCAS (1), page 161-164. IEEE, (2004)Fast-switching analog PLL with finite-impulse response., , , and . ISCAS (4), page 165-168. IEEE, (2004)