( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 2GS/s 11b 8x Interleaved ADC with 9.2 ENOB and 69.9dB SFDR in 28nm CMOS.

, , , , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

L Bräuer

L Solymosi

L Müller

L Eberl

L Ruess

 

Другие публикации лиц с тем же именем

Analysis and Design of 8-to-101.6-GHz Injection-Locked Frequency Divider by Five With Concurrent Dual-Path Multi-Injection Topology., , , , и . IEEE J. Solid State Circuits, 57 (6): 1788-1799 (2022)21.1 A 1.7GHz MDLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3mW power using a 1b TDC., , , , , и . ISSCC, стр. 360-361. IEEE, (2014)Automatic amplitude control loop for a 2-V, 2.5-GHz LC-tank VCO., , , , и . CICC, стр. 209-212. IEEE, (2001)Random Dopant Fluctuation and Random Telegraph Noise in Nanowire and Macaroni MOSFETs., , и . ESSDERC, стр. 230-233. IEEE, (2018)Differential tuning oscillators with reduced flicker noise upconversion., , , , и . ICECS, стр. 33-36. IEEE, (2004)A multi-tank LC-oscillator microwave oscillator example., , , , и . ICECS, стр. 29-32. IEEE, (2004)A simulation and modeling environment for the analysis and design of charge redistribution DACs used in SAR ADCs., , , и . MIPRO, стр. 74-79. IEEE, (2014)A 2GS/s 11b 8x Interleaved ADC with 9.2 ENOB and 69.9dB SFDR in 28nm CMOS., , , , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)A 76.7fs-lntegrated-Jitter and -71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 78-79. IEEE, (2023)Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band., , , и . ISSCC, стр. 50-51. IEEE, (2010)