( en | de | ru )

 

Disambiguation of "Ohsawa, Takashi"

Author of the publication

copydeleteadd this publication to your clipboard
High-speed simulator including accurate MTJ models for spintronics integrated circuit design.

, , , , , , , , , , and . ISCAS, page 1971-1974. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takashi Seki

Takashi Iwata

Takashi Numaguchi

Takashi Tsuno

Takashi Ohtsuki

 

Other publications of authors with the same name

A New Read Scheme for High-Density Emerging Memories.. IEICE Trans. Electron., 101-C (6): 423-429 (2018)A Low-Cost Training Method of ReRAM Inference Accelerator Chips for Binarized Neural Networks to Recover Accuracy Degradation due to Statistical Variabilities., and . IEICE Trans. Electron., 105-C (8): 375-384 (August 2022)1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times., , , , , , , , and . VLSIC, page 46-47. IEEE, (2012)A 333MHz random cycle DRAM using the floating body cell., , and . CICC, page 259-262. IEEE, (2005)High-speed simulator including accurate MTJ models for spintronics integrated circuit design., , , , , , , , , and 1 other author(s). ISCAS, page 1971-1974. IEEE, (2012)Co-Design of Binary Processing in Memory ReRAM Array and DNN Model Optimization Algorithm., and . IEICE Trans. Electron., 103-C (11): 685-692 (2020)A Fully Analog Deep Neural Network Inference Accelerator with Pipeline Registers Based on Master-Slave Switched Capacitors., and . IEICE Trans. Electron., 106 (9): 477-485 (September 2023)User- Friendly Compact Model of Magnetic Tunnel Junctions for Circuit Simulation Based on Switching Probability., and . VLSI-DAT, page 1-4. IEEE, (2019)