( en | de | ru )

 

Disambiguation of "Srikanth, Sriseshan"

Author of the publication

copydeleteadd this publication to your clipboard
SlimSLAM: An Adaptive Runtime for Visual-Inertial Simultaneous Localization and Mapping.

, , , , , and . ASPLOS (3), page 900-915. ACM, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Srikanth Karnati

Functional characterization of peroxisomes and pathological consequences of peroxisomal dysfunction in the lung. Uni Gießen, (2009)

Srikanth Perike

Srikanth Jagabathula

Srikanth Kudithipudi

Srikanth Kandula

 

Other publications of authors with the same name

Tackling memory access latency through DRAM row management., , , , and . MEMSYS, page 137-147. ACM, (2018)Merge Network for a Non-Von Neumann Accumulate Accelerator in a 3D Chip., , , and . ICRC, page 1-11. IEEE, (2018)Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C., , , and . HPEC, page 1-7. IEEE, (2017)SlimSLAM: An Adaptive Runtime for Visual-Inertial Simultaneous Localization and Mapping., , , , , and . ASPLOS (3), page 900-915. ACM, (2024)Experimental Insights from the Rogues Gallery., , , , , and . ICRC, page 80-87. IEEE, (2019)Computationally-redundant energy-efficient processing for y'all (CREEPY)., , , , , , and . ICRC, page 1-8. IEEE Computer Society, (2016)Energy efficiency limits of logic and memory., , , , , , , , , and . ICRC, page 1-8. IEEE Computer Society, (2016)Energy efficient architectures for irregular data streams.. Georgia Institute of Technology, Atlanta, GA, USA, (2020)base-search.net (ftgeorgiatech:oai:smartech.gatech.edu:1853/62757).The Superstrider Architecture: Integrating Logic and Memory Towards Non-Von Neumann Computing., , , and . ICRC, page 1-8. IEEE, (2017)Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures., , , , , , , and . HPCA, page 696-709. IEEE Computer Society, (2018)