( en | de | ru )

 

Disambiguation of "Paterson, Donald"

Author of the publication

copydeleteadd this publication to your clipboard
A 375mW Quadrature Bandpass ΔΣ ADC with 90dB DR and 8.5MHz BW at 44MHz.

, , , , , and . ISSCC, page 141-150. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ralph Paterson

Donald Carlson

Donald Carlson

Donald Merckling

Donald Preuss

 

Other publications of authors with the same name

A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 51 (12): 2917-2927 (2016)22.2 A 700MHZ-BW -164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving 3 using Digital Cancellation of DAC Errors., , , , , , , , , and 3 other author(s). ISSCC, page 390-392. IEEE, (2024)16.2 A 9GS/s 1GHz-BW oversampled continuous-time pipeline ADC achieving -161dBFS/Hz NSD., , , , , and . ISSCC, page 278-279. IEEE, (2017)A 375mW Quadrature Bandpass ΔΣ ADC with 90dB DR and 8.5MHz BW at 44MHz., , , , , and . ISSCC, page 141-150. IEEE, (2006)15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS., , , , , , , , , and . ISSCC, page 278-279. IEEE, (2016)Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2017)Critical damages identification in a multi-level damage stability assessment framework for passenger ships., , and . Reliab. Eng. Syst. Saf., (2022)Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2018)A DC-to-1GHz tunable RF ΔΣ ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz using 550mW., , , , , , , and . ISSCC, page 150-152. IEEE, (2012)16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter., , , , , , , , , and 5 other author(s). ISSCC, page 260-262. IEEE, (2020)