( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Learning-based approximation of interconnect delay and slew in signoff timing tools.

, , , , и . SLIP, стр. 1-8. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Siddhartha Chattopadhyay

Siddhartha Roy

Siddhartha Kargupta

Siddhartha Schwenzer

Siddhartha Maheshwary

 

Другие публикации лиц с тем же именем

BufFormer: A Generative ML Framework for Scalable Buffering., , , , и . ASP-DAC, стр. 264-270. ACM, (2023)Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation At Advanced Process Nodes., и . ISPD, стр. 83-90. ACM, (2021)Redefining the Role of the CPU in the Era of CPU-GPU Integration., , , , и . IEEE Micro, 32 (6): 4-16 (2012)Generative self-supervised learning for gate sizing: invited., , , , , и . DAC, стр. 1331-1334. ACM, (2022)Optimization of Overdrive Signoff in High-Performance and Low-Power ICs., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (8): 1552-1556 (2015)A deep learning methodology to proliferate golden signoff timing., , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)Learning-based prediction of embedded memory timing failures during initial floorplan design., , , , и . ASP-DAC, стр. 178-185. IEEE, (2016)ORION3.0: A Comprehensive NoC Router Estimation Tool., , и . IEEE Embed. Syst. Lett., 7 (2): 41-45 (2015)Optimizing VLSI Implementation with Reinforcement Learning - ICCAD Special Session Paper., , , , , , , и . ICCAD, стр. 1-6. IEEE, (2021)Why are Graph Neural Networks Effective for EDA Problems?: (Invited Paper)., , , , и . ICCAD, стр. 1:1-1:8. ACM, (2022)