( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 0.1pJ/b/dB 1.62-to-10.8Gb/s Video Interface Receiver with Fully Adaptive Equalization Using Un-Even Data Level.

, , , , , и . VLSI Circuits, стр. 198-. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rosemary Park

Jinhyung Park

Kwan Park

Sungjune Park

June Park

 

Другие публикации лиц с тем же именем

A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control., , и . CICC, стр. 1-4. IEEE, (2017)8 An Output-Bandwidth-Optimized 200Gb/s PAM-4 100Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS., , , , , , , и . ISSCC, стр. 128-130. IEEE, (2021)A 4-to-20Gb/s 1.87pJ/b Referenceless Digital CDR With Unlimited Frequency Detection Capability in 65nm CMOS., , , , , , и . VLSI Circuits, стр. 194-. IEEE, (2019)A 24.6-29.6GHz Hybrid Sub-Sampling PLL with Tri-State Integral Path Achieving 44fs Jitter and -254.8dB FOM in 28nm CMOS., , , , , , , , , и 1 other автор(ы). ISCAS, стр. 1-5. IEEE, (2024)A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS., , , , и . A-SSCC, стр. 1-4. IEEE, (2015)A 200Gb/s PAM-4 Transmitter with Hybrid Sub-Sampling PLL in 28nm CMOS Technology., , , , , , , , , и 1 other автор(ы). VLSI Technology and Circuits, стр. 34-35. IEEE, (2022)A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual Calibration., , , , , , , , и . IEEE J. Solid State Circuits, 56 (8): 2525-2538 (2021)6.5 A 6.4-to-32Gb/s 0.96pJ/b Referenceless CDR Employing ML-Inspired Stochastic Phase-Frequency Detection Technique in 40nm CMOS., , , и . ISSCC, стр. 124-126. IEEE, (2020)A 10 Gb/s hybrid PLL-based forwarded clock receiver in 65-nm CMOS., , , , , , и . ISCAS, стр. 2389-2392. IEEE, (2015)A 0.36 pJ/bit, 12.5 Gb/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line., , , , , и . ESSCIRC, стр. 447-450. IEEE, (2014)