( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons.

, , , , , , , , , , и . CICC, стр. 1-4. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chitra Rajendran

Vidyalakshmi Rajendran

Bipin Juthani

Lawrence Rajendran

Ranjithkumar Rajendran

 

Другие публикации лиц с тем же именем

Neuromorphic Hardware Accelerator for SNN Inference based on STT-RAM Crossbar Arrays., , , , и . ICECS, стр. 438-441. IEEE, (2019)Coding for sensing in Content Addressable Memories., , , и . ISIT, стр. 1923-1927. IEEE, (2010)Pulsed laser annealing: A scalable and practical technology for monolithic 3D IC., , , и . 3DIC, стр. 1-5. IEEE, (2013)Efficient scrub mechanisms for error-prone emerging memories., , , , , и . HPCA, стр. 15-26. IEEE Computer Society, (2012)Hybrid In-Memory Computing Architecture for the Training of Deep Neural Networks., , , и . ISCAS, стр. 1-5. IEEE, (2021)Bayesian Inference on Binary Spiking Networks Leveraging Nanoscale Device Stochasticity., , , , и . ISCAS, стр. 1-5. IEEE, (2023)Training Multilayer Spiking Neural Networks using NormAD based Spatio-Temporal Error Backpropagation., и . CoRR, (2018)Acceleration of Convolutional Networks Using Nanoscale Memristive Devices., , и . EANN, том 893 из Communications in Computer and Information Science, стр. 240-251. Springer, (2018)Live Demonstration: Image Classification Using Bio-inspired Spiking Neural Networks., , и . ISCAS, стр. 1-. IEEE, (2018)C. elegans chemotaxis inspired neuromorphic circuit for contour tracking and obstacle avoidance., и . IJCNN, стр. 1-8. IEEE, (2015)