( en | de | ru )

 

Disambiguation of "Amarù, Luca Gaetano"

Author of the publication

copydeleteadd this publication to your clipboard
Integrated ESOP Refactoring for Industrial Designs.

, , , , , and . ICECS, page 369-372. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gaetano Romano

Gaetano Cicinnati

Onesimus Buatre Amaru

Mona Amaru

Gaetano Vitale

 

Other publications of authors with the same name

LUT-Based Optimization For ASIC Design Flow., , , , , , , , and . DAC, page 871-876. IEEE, (2021)Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion (Abstract Only)., , , , and . FPGA, page 262. ACM, (2015)Logic optimization and synthesis: Trends and directions in industry., , , and . DATE, page 1303-1305. IEEE, (2017)Multiple Independent Gate FETs: How many gates do we need?, , , , and . ASP-DAC, page 243-248. IEEE, (2015)An efficient manipulation package for Biconditional Binary Decision Diagrams., , and . DATE, page 1-6. European Design and Automation Association, (2014)Towards structured ASICs using polarity-tunable Si nanowire transistors., , , , , , and . DAC, page 123:1-123:4. ACM, (2013)Self-checking ripple-carry adder with Ambipolar Silicon NanoWire FET., , , , and . ISCAS, page 2127-2130. IEEE, (2013)Advanced system on a chip design based on controllable-polarity FETs., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Majority-based synthesis for nanotechnologies., , and . ASP-DAC, page 499-502. IEEE, (2016)System-level assessment and area evaluation of Spin Wave logic circuits., , , , , , , and . NANOARCH, page 25-30. IEEE Computer Society/ACM, (2014)