Author of the publication

Sensing margin trend with technology scaling in MRAM.

, , , , and . I. J. Circuit Theory and Applications, 39 (3): 313-325 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (7): 1630-1634 (2014)Sensing margin trend with technology scaling in MRAM., , , , and . I. J. Circuit Theory and Applications, 39 (3): 313-325 (2011)A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (12): 1109-1113 (2015)Efficiency analysis of importance sampling in deep submicron STT-RAM design using uncontrollable industry-compatible model parameter., , , , and . ICECS, page 400-403. IEEE, (2015)High-performance low-power magnetic tunnel junction based non-volatile flip-flop., , , , , and . ISCAS, page 1953-1956. IEEE, (2014)Impact of Write Pulse and Process Variation on 22 nm FinFET-Based STT-RAM Design: A Device-Architecture Co-Optimization Approach., , , , , and . IEEE Trans. Multi Scale Comput. Syst., 1 (4): 195-206 (2015)CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors., , , , , and . ICCAD, page 1-8. IEEE, (2013)Architecture design with STT-RAM: Opportunities and challenges., , , , , and . ASP-DAC, page 109-114. IEEE, (2016)Probabilistically Programmed STT-MRAM., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 2 (1): 42-51 (2012)MTJ based non-volatile flip-flop in deep submicron technology., , , , , and . ISOCC, page 424-427. IEEE, (2011)